compensated versions of the popular CA series. Gate protected P-Channel MOSFET (PMOS) transistors are used in the input circuit to. CA Printer Friendly Version. 15MHz, BiMOS Operational Amplifier with MOSFET Input/CMOS Output. Datasheet &. Related Docs. Description. Key. CA 15MHz, Bimos Operational Amplifier With MOSFET Input/cmos Output. 15MHz, BiMOS Details, datasheet, quote on part number: CA

Author: Juhn Dogar
Country: Ecuador
Language: English (Spanish)
Genre: Finance
Published (Last): 28 July 2016
Pages: 86
PDF File Size: 11.60 Mb
ePub File Size: 6.73 Mb
ISBN: 527-5-73127-817-1
Downloads: 42649
Price: Free* [*Free Regsitration Required]
Uploader: Daibei

Skip to main content. Log In Sign Up. These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Short circuit may be applied to ground or to either supply. Operation at 5V is not recommended for temperatures below 25oC. The input terminals may be operated circuits in Comparator applications. Three Class A amplifier transistors Q6, Q7 working into a mirror-pair of bipolar stages, having the individual gain capability and current transistors Q9, Q10 functioning as load resistors together consumption shown in Figure 1, provide the total gain of the with resistors R3 through R6.

The mirror-pair transistors also CA A biasing circuit provides two potentials for function as a differential-to-single-ended converter to provide common use in datadheet first and second stages.

Terminal 8 can base drive to the second-stage bipolar transistor Q Offset be used both for phase compensation and to strobe the nulling, when desired, can be effected by connecting a output stage into quiescence. Cascade-connected means, the output potential at Terminal 6 essentially rises to PMOS transistors Q2, Q4 are the constant-current satasheet for the positive supply-rail potential at Terminal 7.

This condition the input stage. The biasing circuit for the constant-current of essentially zero current drain in the output stage under the source is subsequently described. Operation at NOTE 7 total supply voltages below about dataxheet. When operating into very high resistance loads, the 4 output can be swung within millivolts of either supply rail. Typical op amp loads are readily driven by the output stage.

As a voltage follower, the amplifier can achieve 7. The source of bias potentials A 47pF capacitor provides sufficient compensation for stable 7.

A potential of about 2. Although the finite resistance of the glass datashfet insulator of the metal can package also contributes an 10 increment of leakage current, there are useful compensating factors. In such cases, heat- PA CA 6 sinking can also very markedly reduce and stabilize input 3 current variations.

Figure 5 shows typical data pertinent to shifts in offset Terminal 4. A fine offset-null adjustment usually can be voltage encountered with CA devices metal can effected with the slider arm positioned in the mid-point of the package during life testing. In typical linear applications where the Input-Current Variation with Temperature differential voltage is small and symmetrical, these The input current of the CA Series circuits is typically incremental changes are of about the same magnitude as 5pA at 25oC.


The major portion of this input current is due to those encountered in an operational amplifier employing a leakage current through the gate-protective diodes in the dataasheet bipolar transistor input stage. The 2VDC differential voltage circuit. Datashee 4 provides data on the typical variation of input bias current as a function of temperature in the CA In the extreme case, e. Let it be assumed again Q8 6 that the input-terminal bias Terminals 2 and 3 is such that Q12 RL the output terminal No.

Since PMOS 2 – transistor Q8 must now supply quiescent current to both RL and transistor Q12, it should be apparent that under these 4 conditions the supply-current must increase as an inverse 8 function of the RL magnitude. In this single-and dual-supply service.

This value of total input- Dual-supply Operation: When the output voltage at Terminal referred noise remains essentially constant, even though the 6 is 0V, the currents supplied by the two power supplies are value of source resistance is raised by an order of equal. When the gate terminals of Q8 and Q12 are driven magnitude. caa3130

It should be noted, with CMOS input logic, e. The resistor ladder is an 0.

CA3130 Datasheet

The line- voltage regulation approximately 0. During positive excursions, the input signal is fed the CA, are particularly suited to service as voltage through the feedback network directly to the output. Figure 8 shows the circuit of a classical voltage Simultaneously, the positive excursion of the input signal follower, together with pertinent waveforms using the also drives the output terminal No.

When the equality of the two equations input-signal ramping. The waveforms in Figure 9B show that shown in Figure 11 is satisfied, the full-wave output is the follower does not lose its input-to-output phase-sense, symmetrical. This unique characteristic is an important attribute in both operational amplifier and comparator applications.

Peak-detector circuits are easily implemented with the Figure 9B also shows the manner in which the CMOS output CA, as illustrated in Figure 12 for both the peak-positive stage permits the output signal to swing down to the and the peak-negative circuit.

CA Datasheet PDF –

It should be noted that with negative supply-rail potential i. Datassheet digital-to-analog converter DAC circuit, circuit is much less than that of the peak-positive circuit. The described later, illustrates the practical use of the CA in second stage of the CA limits the bandwidth in this a single-supply voltage-follower application. On the other hand, datasyeet is shown in Figure All resistances are in ohms. Transistor Q3 The CA is an ideal choice for error-amplifier service in functions in the previously described current-limiting circuit.


The circuit diagram of a pulse generator astable 13V. Resistors R1 comparator IC1. Q1, Q2, and Q5 in IC2 are configured as a and R2 are used to bias the CA to the mid-point of the low impedance, temperature-compensated source of supply-voltage and R3 is the feedback resistor.

The pulse adjustable reference voltage for the error amplifier. Transistor Q5 in lC3 functions as a current- adjusted.

Function Generator Figure 14 contains the schematic diagram datasheeh a regulated Figure 16 contains a schematic diagram of a function power-supply capable of providing regulated output voltage generator using the CA ca33130 the integrator and threshold by continuous adjustment over the range from 0. This circuit generates a triangular or and currents up to 1A. The error amplifier lC1 and circuitry square-wave output that can be swept over a 1, A although the output of lC1 is boosted by a discrete transistor voltage-control input is also available for remote sweep- Q4 to provide adequate base drive for the Darlington- control.

The output, IO, is a current applied directly to the integrating 0. This arrangement boosts the current-handling capability of the CA output stage by about dataaheet. The amplifier circuit in Figure 17 employs feedback to establish a closed-loop gain of 48dB.

The typical large-signal bandwidth -3dB is 50kHz. See file number for technical information. All Intersil semiconductor products are manufactured, assembled and tested under ISO quality systems certification.

Intersil semiconductor products are sold by description only. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use.

No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see web site http: See file number and AN for technical information. See file number Remember me on this computer.

Enter the email address you signed up with and we’ll email you a reset link. Click here to sign up. Help Datxsheet Find new research papers in: